

IN THE CLAIMS:

Please amend claims 1, 12, 15, 18 and 20, and add new claims 22-25 as follows:

1           Claim 1. (currently amended) A decoding circuit comprising:  
 2           an input unit for entering coded digital signals in parallel in  
 3 accordance with a number of interleaved codes;  
 4           a ~~processor, said processor in turn~~ comprising an error locator  
 5 polynomial calculator and an error value polynomial calculator, for  
 6 processing data obtained serially from said interleaved codes that are  
 7 received by said input unit; ~~and~~  
 8           an output unit for correcting errors by employing output data that is  
 9 received serially from said processor and said digital signals, and for  
 10 outputting ~~the~~ obtained digital signals in parallel in accordance with said  
 11 number of interleaved codes; and  
 12           wherein the processor comprises a three stage multiplier, the three  
 13 stage multiplier including an input side XOR calculator group, an AND  
 14 calculator group, and an output side calculator group.

1           Claim 2. (original) The decoding circuit according to claim 1, wherein  
 2 said input unit calculates syndromes for said input digital signals, and  
 3 transmits said syndromes for interleaved codes to said processor serially;  
 4           wherein said processor employs said syndromes to calculate coefficients  
 5 of an error locator polynomial and coefficients of an error value polynomial;  
 6 and  
 7           wherein said output unit, based on said coefficients of said error  
 8 locator polynomial and said coefficients of said error value polynomial  
 9 received from said processor, generates error locations and error values,  
 10 using a linear calculation in a Galois extension field for said input digital  
 11 signals, and defines said error locations and said error values as said  
 12 digital signals to be output.

1           Claim 3. (original) The decoding circuit according to claim 1, wherein  
 2 said input digital signals are Reed-Solomon codes that are received in  
 3 parallel through an i-channel, and the decoding circuit comprises at least  
 4 one of a multiplexer and a demultiplexer, having a ratio of one of i:1 and  
 5 1:i.

1        Claim 4. (original) The decoding circuit according to claim 1,  
2        wherein, for optical communication, wavelength division multiplexing is used  
3        for the transmission of said input digital signals.

1        Claim 5. (original) The decoding circuit according to claim 1, wherein  
2        said input unit comprises a sequential circuit and said processor comprises a  
3        combinational circuit.

1        Claim 6. (original) The decoding circuit according to claim 1 that is  
2        used for at least one of the correction of digital signal errors and  
3        encryption.

1        Claim 7. (currently amended) A decoder comprising:  
2        input means, for receiving coded digital signals;  
3        processing means, for processing said coded digital signals and for  
4        calculating coefficients of an error locator polynomial and coefficients of  
5        an error value polynomial; and  
6        output means, for outputting digital signals for which errors have been  
7        corrected using said coefficients of said error locator polynomial and said  
8        coefficients of error value polynomial,  
9        wherein said input means receives in parallel, in accordance with a  
10       number of interleaved codes, said coded digital signals, and employs said  
11       coded digital signals to calculate syndromes as data obtained serially from  
12       said interleaved codes,  
13       wherein said processing means employs said syndromes output by said  
14       processing means to calculate said coefficients of said error locator  
15       polynomial and said coefficients of said error value polynomial, and  
16       wherein said output means employs said coefficients of said error  
17       locator polynomial, said coefficients of said error value polynomial and said  
18       coded input digital signals to correct errors using a linear calculation in a  
19       Galois extension field, and outputs in parallel ~~the~~ obtained digital signals  
20       in accordance with said number of interleaved codes; and  
21       wherein the processing means comprises a three stage multiplier, the  
22       three stage multiplier including an input side XOR calculator group, an AND  
23       calculator group, and an output side calculator group.

1        Claim 8. (original) The decoder according to claim 7, wherein said  
2        input digital signals are Reed-Solomon codes that are received in parallel  
3        through an i-channel, and the decoder comprises at least one of a multiplexer  
4        and a demultiplexer having a ratio of one of i:1 or 1:i.

1 Claim 9. (original) The decoder according to claim 7, wherein, for  
2 optical communication, wavelength division multiplexing is used for  
3 transmission of said input digital signals.

1 Claim 10. (original) The decoder according to claim 7, wherein said  
2 input unit comprises a sequential circuit and said processor comprises a  
3 combinational circuit.

1 Claim 11. (original) The decoder according to claim 7 that is used for  
2 at least one of the correction of digital signal errors and encryption.

1 Claim 12. (currently amended) A method for decoding a digital signal  
2 comprising:

3 an input step of entering coded digital signals in parallel in  
4 accordance with a number of interleaved codes;

5 a process step of employing a processor, including an error locator  
6 polynomial calculator and an error value polynomial calculator, to process  
7 data obtained serially from said interleaved codes that are received at said  
8 input unit;

9 a generation step of employing said output data that is received from  
10 said processor and said digital signals to generate digital signals for which  
11 an error has been corrected; and

12 an output step of outputting ~~the~~ obtained digital signals in parallel  
13 in accordance with said number of interleaved codes; and

14 employing a three stage multiplier, the three stage multiplier  
15 including an input side XOR calculator group, an AND calculator group, and an  
16 output side calculator group.

1 Claim 13. (original) The decoding method according to claim 12,  
2 wherein said input step includes the step of:

3 calculating syndromes for said input digital signals, and transmitting  
4 said syndromes to said processor as data obtained serially from interleaved  
5 codes,

6 wherein said process step includes the step of:

7 employing said syndromes to calculate coefficients of an error locator  
8 polynomial and coefficients of an error value polynomial, and

9 wherein said output step includes the step of:

10 based on said coefficients of said error locator polynomial and said  
11 coefficients of said error value polynomial received from said processor,  
12 generating error locations and error values, using a linear calculation in a

13 Galois extension field for said input digital signals, and defining said  
14 error locations and said error values as said digital signals to be output.

1 Claim 14. (original) The decoding method according to claim 12,  
2 further comprising:

3 a  $i:1$  multiplexing step and a  $1:i$  demultiplexing step, wherein said  
4 input step includes the step of:  
5 receiving said input digital signals that are Reed-Solomon codes in  
6 parallel through an  $i$ -channel.

1 Claim 15. (original) The decoding method according to claim 12,  
2 wherein, for optical communication, wavelength division multiplexing is used  
3 for the transmission of said input digital signals.

1 Claim 16. (original) The decoding method according to claim 12,  
2 wherein said input step is used for the calculation using a sequential  
3 circuit and said process step is used for the calculation using a  
4 combinational circuit.

1 Claim 17. (original) The decoding method according to claim 12 that is  
2 used for at least one of the correction of digital signal errors and  
3 encryption.

1 Claim 18. (original) A semiconductor device used to process a digital  
2 signal, said device comprising:

3 input means, for receiving coded digital signals;

4 processing means, for processing said coded digital signals and for  
5 calculating coefficients of an error locator polynomial and coefficients of  
6 an error value polynomial; and

7 output means, for outputting digital signals for which errors have been  
8 corrected using said coefficients of said error locator polynomial and said  
9 coefficients of said error value polynomial,

10 wherein said input means receives in parallel, in accordance with the  
11 number of interleaved codes, said coded digital signals, and employs said  
12 coded digital signals to calculate syndromes as data obtained serially from  
13 interleaved codes,

14 wherein said processing means employs said syndromes output by said  
15 input means to calculate said coefficients of said error locator polynomial  
16 and said coefficients of said error value polynomial, and

17 wherein said output means employs said error location, said error value  
18 and said coded input digital signals to perform an operation in a Galois

19 extension field, and outputs in parallel ~~the~~ obtained digital signals in  
 20 accordance with said number of interleaved codes; and  
 21 wherein the processing means comprises a three stage multiplier, the  
 22 three stage multiplier including an input side XOR calculator group, an AND  
 23 calculator group, and an output side calculator group.

1 Claim 19. (original) The semiconductor device according to claim 18,  
 2 further comprising:

3 at least one of a multiplexer and a demultiplexer, having a ratio one  
 4 of  $i:1$  and  $1:i$ , wherein said input digital signals are Reed-Solomon codes  
 5 that are received in parallel through an  $i$ -channel.

1 Claim 20. (original) The semiconductor device according to claim 18,  
 2 wherein, for optical communication, wavelength division multiplexing is used  
 3 for the transmission of said input digital signals.

1 Claim 21. (original) The semiconductor device according to claim 18,  
 2 wherein said input means comprises a sequential circuit and said processing  
 3 means comprises a combinational circuit.

1 Claim 22. (new) The decoding circuit of claim 1, further comprising an  
 2 error correction unit configured to perform at least operations of:  
 3 inputting syndromes  $S_0, \dots, S_{2t-1}$ ;  
 4 calculating an error locator polynomial  $\Gamma$ ;  
 5 obtaining  $\Gamma_0^{(2)}, \dots, \Gamma_0^{(t+1)}$ ;  
 6 determining the maximum integer  $m$  that satisfies  $\Lambda_0^{\text{hat}(m)} = \Gamma_0^{(m+1)} \neq 0$ ;  
 7 checking if the number of errors  $e$  is equal to the maximum number of  
 8 errors;

9 if the number of errors is equal to the maximum number of errors,  
 10 calculating an error value using  $\Gamma_0^{(e+1)} = \Lambda_0^{\text{hat}(e)}, \dots, \Gamma_e^{(e+1)}, \Gamma_0^{(e+2)} =$   
 11  $\Lambda_0^{\text{hat}(e+1)}$ ;

12 if the number of errors is not equal to the maximum number of errors,  
 13 calculating an error value using  $\Gamma_0^{(e+1)} = \Lambda_0^{\text{hat}(e)}, \dots, \Gamma_e^{(e+1)}$ ; and  
 14 determining  $\Lambda_0^{\text{hat}(e)}, \dots, \Lambda_e^{\text{hat}(e)}$ .

1 Claim 23. (new) The decoder of claim 7, further comprising an error  
 2 correction means configured to perform at least operations of:

3 inputting syndromes  $S_0, \dots, S_{2t-1}$ ;  
 4 calculating an error locator polynomial  $\Gamma$ ;  
 5 obtaining  $\Gamma_0^{(2)}, \dots, \Gamma_0^{(t+1)}$ ;  
 6 determining the maximum integer  $m$  that satisfies  $\Lambda_0^{\text{hat}(m)} = \Gamma_0^{(m+1)} \neq 0$ ;

7        checking if the number of errors  $e$  is equal to the maximum number of  
8 errors;  
9        if the number of errors is equal to the maximum number of errors,  
10 calculating an error value using  $\Gamma_0^{(e+1)} = \Lambda_0^{\text{hat}(e)}, \dots, \Gamma_e^{(e+1)}, \Gamma_0^{(e+2)} =$   
11  $\Lambda_0^{\text{hat}(e+1)}$ ;  
12        if the number of errors is not equal to the maximum number of errors,  
13 calculating an error value using  $\Gamma_0^{(e+1)} = \Lambda_0^{\text{hat}(e)}, \dots, \Gamma_e^{(e+1)}$ ; and  
14 determining  $\Lambda_0^{\text{hat}(e)}, \dots, \Lambda_e^{\text{hat}(e)}$ .

1        Claim 24. (new) The method of claim 12, further comprising:  
2 inputting syndromes  $S_0, \dots, S_{2t-1}$ ;  
3 calculating an error locator polynomial  $\Gamma$ ;  
4 obtaining  $\Gamma_0^{(2)}, \dots, \Gamma_0^{(t+1)}$ ;  
5 determining the maximum integer  $m$  that satisfies  $\Lambda_0^{\text{hat}(m)} = \Gamma_0^{(m+1)} \neq 0$ ;  
6 checking if the number of errors  $e$  is equal to the maximum number of  
7 errors;  
8        if the number of errors is equal to the maximum number of errors,  
9 calculating an error value using  $\Gamma_0^{(e+1)} = \Lambda_0^{\text{hat}(e)}, \dots, \Gamma_e^{(e+1)}, \Gamma_0^{(e+2)} =$   
10  $\Lambda_0^{\text{hat}(e+1)}$ ;  
11        if the number of errors is not equal to the maximum number of errors,  
12 calculating an error value using  $\Gamma_0^{(e+1)} = \Lambda_0^{\text{hat}(e)}, \dots, \Gamma_e^{(e+1)}$ ; and  
13 determining  $\Lambda_0^{\text{hat}(e)}, \dots, \Lambda_e^{\text{hat}(e)}$ .

1        Claim 25. (new) The semiconductor device of claim 18, further  
2 comprising an error correction means configured to perform at least  
3 operations of:  
4 inputting syndromes  $S_0, \dots, S_{2t-1}$ ;  
5 calculating an error locator polynomial  $\Gamma$ ;  
6 obtaining  $\Gamma_0^{(2)}, \dots, \Gamma_0^{(t+1)}$ ;  
7 determining the maximum integer  $m$  that satisfies  $\Lambda_0^{\text{hat}(m)} = \Gamma_0^{(m+1)} \neq 0$ ;  
8 checking if the number of errors  $e$  is equal to the maximum number of  
9 errors;  
10        if the number of errors is equal to the maximum number of errors,  
11 calculating an error value using  $\Gamma_0^{(e+1)} = \Lambda_0^{\text{hat}(e)}, \dots, \Gamma_e^{(e+1)}, \Gamma_0^{(e+2)} =$   
12  $\Lambda_0^{\text{hat}(e+1)}$ ;  
13        if the number of errors is not equal to the maximum number of errors,  
14 calculating an error value using  $\Gamma_0^{(e+1)} = \Lambda_0^{\text{hat}(e)}, \dots, \Gamma_e^{(e+1)}$ ; and  
15 determining  $\Lambda_0^{\text{hat}(e)}, \dots, \Lambda_e^{\text{hat}(e)}$ .